In this video I show how to write a finite state machine with SystemVerilog in ModelSim.

Video 2 (How to Simulate and Test SystemVerilog with ModelSim):
   • How to Simulate and Test SystemVerilo...  

Video 3 (How to Write a SystemVerilog TestBench):
   • How to Write a SystemVerilog TestBenc...