In this video I show how to create an input/output vector file to use with a SystemVerilog testbench.

Video 1 (How to Write an FSM in SystemVerilog):
   • How to Write an FSM in SystemVerilog ...  

Video 2 (How to Simulate and Test SystemVerilog with ModelSim):
   • How to Simulate and Test SystemVerilo...